VHDL: No declaration for , target is not a signal name

Question

To preface, I am very new to VHDL, though having read almost the entire script that our professor gave us, and also to this site as a whole. However, I am desperate; our pro