VIVADO test bench is outputting an error saying that top is a black box

Question

I am trying to learn how to use an FPGA by coding a very simple SOP. The TOP file works well, and when I generate bitstream and put the code on the dev board everything work