High Impedance for output in Verilog?

Question

I\'m trying to make an 8KB TLP Replay Buffer in Verilog, and for some odd reason I\'m getting a high impedance for the dout variable. I\'m not exactly sure what