Parameter defines based compile issue in System Verilog

Question

I have declared data as bit [BUS_WIDTH : 0]

and if (BUS_WIDTH == 16) data = data_16bit; else data = data_32bit;

BUS_WIDTH comes from a parameter file.

I