Verilog: Using an always statement in gate level modelling of D FlipFlop

Question

The question I\'m trying to answer is Rising-Edge D Flip-Flop, and we have been asked to use Gate Level Modelling.

This is code I\'v