I was wondering how it would be possible to relate, within a SySML block diagram, the data flowing through two components with the interfaces that they expose.
As an
