Verilog conditional assign outputs X where there should be 1

Question

I am currently building a sign extender in verilog based on the one present in the ARMv8 processor, but after the first result is extended, every subsequent result makes a 1