The stage in which the data for the instruction is fetched from memory or cache

Question

I cannot find any official (detailed) information about instruction cycle or instruction pipelining in modern CPU\'s (especially for AMD Zen+ and newer).

Consider the