Diving 2 binary digits in verilog

前端 未结 0 389
余生分开走
余生分开走 2020-11-28 11:39

I\'m a verilog noob and I had to create a module to find the quotient and reminder when dividing two numbers.

module divider(q,r,x,y,clk);
 
output [15:0] q,r         


        
相关标签:
回答
  • 消灭零回复
提交回复
热议问题