Systemverilog function synthesis - automatic vs static

后端 未结 0 874
日久生厌
日久生厌 2021-02-20 08:07

In the context of combinatorial logic synthesis (not simulation): When should a function be declared as automatic ? When should a function be declared as static ?

相关标签:
回答
  • 消灭零回复
提交回复
热议问题