Systemc and systemverilog co-simulation

Question

I am trying to simulate a systemverilog and systemc modules simultaneously with DPI interconnection.Is it possible to achieve my requirements using xilinx simulator? If yes,How