How does Xilinx ISE project (written in vhdl) work when some modules don't have entity

Question

I am new to VHDL, and I am doing a digital micromirror device project written in VHDL. The source code provided by Texas Instrument confuses me a lot, because in some modules li