Creating VHDL Multiplexer with variable width and number of inputs

Question

I am trying to create a bus/dataflow multiplexer with variable width and number of inputs, and use it as an IP Module in block design with Vivado. So far I have successfully man