How do I read an environment variable in Verilog/System Verilog?

Question

How do I read an environment variable in Verilog ? (Running on a VCS simulator)

I am trying to accomplish

File=$fopen(\"$PATH/FileName\",\"r\");
<