System Verilog syntax error, whats causes it?

Question

I wrote the following code:

module mul3 (
    input logic[1:0] d,     // Input Argument
    input logic enable,     // Enable
    input logic mul,        // M