SV Assertion: Check Signal is High for a particular State and does not change during that State

Question

I want to check If my Signal A is high as long as I am in the FSM \'FSM_WAIT\' State. If A goes low anywhere in this State I should flag an error. The Assertion should check tha