Connecting output of 4 bit counter to Hex to 7-Seg decoder and creating testbench

后端 未结 0 667
执笔经年
执笔经年 2021-02-14 01:52

Please help me. I have the general abstract idea but doing it in Verilog is very hard for me. I know I have to connect the two and then make a testbench. So would that require 2

相关标签:
回答
  • 消灭零回复
提交回复
热议问题