Please help me. I have the general abstract idea but doing it in Verilog is very hard for me. I know I have to connect the two and then make a testbench. So would that require 2