I implement a digital circuit in ISE design 14.7 but reported resource utilization is nor rational. Is it any way to turn off area optimization in ISE design 14.7?
