program counter debugging for single cycle mips verilog implementation

Question

I\'m currently trying to implement a 32-bit single-cycle processor on Verilog. So far my code was running smoothly (I was able to successfully implement r-type instructions, bra