SystemVerilog Merging Events

Question

I was reading about SV Merging events from this website. The code is as follows:

module events_ex;

  event ev_1; //declaring event ev_1
 
  initial begin
    for