SystemVerilog Concatenation Assignment

Question

I\'m new to SystemVerilog. I was reading about concatenation from this website. The Program is as follows:

program main ;
bit [4:0] a;
reg b,c,d;
initial begin
b