Verilog - Undefined output in FSM using custom clock

Question

I\'m trying to write a custom 1KHz clock from 50MHz clock. But when I connect the module to a FSM, all the outputs become undefined. It works perfectly when I use the 50MHz cloc