Verilog getting output as 'x' after running the test branch

Question

hello this my first verilog program and I am getting output value as \'x\'. Can somebody please explain. Any help would be appreciated thatnks!

module circuit (a,