Hello I am begineer in verilog and trying to make my first program testbench and having an error calle " error: Unknown module type: circuit 2 error(s) during elaboration.