I have written a piece of VHDL code for a generic ALU for use in conjunction with some soft core processor instantiations.
Now I would like to add a square root table opt