wire output shows nothing in verilog simulation code

Question

It is a simple asynchronous 2 bit counter, two JK flipflops are being used.

Here is my TwoBitCounter.v script.

`timescale 1ns / 1ps

modu