This is the code in vhdl:
enter library IEEE; use IEEE.std_logic_1164.all; entity DECODER_TWO is port ( SW : in std_logic_vector(2 downto 1); LD : out std_logic_v