why am i getting a verilog error for too many port connection?

Question

So I tried implementing a 8x1 MUX using 2 4x1 MUX and then getting the final output with a 2x1 MUX again. The 4x1 and 2x1 MUX are working fine individually on verilog but the 8x