What does the PINNAME to PINNAME data path in Xilinx ISE synthesis timing report mean?

Question

I\'ve written a simple DFF with the following VHDL code:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DFF is
    port (d: in  STD_LOGIC;
          q: out  S