What is the (Asynchronous Control Signals Information) subsection in the Xilinx ISE synthesis timing report supposed to include?

Question

I wrote a simple VHDL code for a DFF with an asynchronous reset input here:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

e