quartus overwrite my hdl ip modifications

Question

I have a custom IP integrated at Qsys, and I am trying to correct the verilog file, but everytime I modify the code and click Generate HDL, it overwrite my modifications. is it