Problem with reset Johson Counter Verilog

Question

I need to build the testbench and the design for a n-bit Johnson Counter, but I\'m having problem with the reset of the circuit, the initial state should be 000 but i\'m get