Design parallel-in serial-out shift register and verify. Design with inputs Data_in, valid_in, ready_out, clk_rx, rst, clk_tx and outputs Data_out, valid_out, ready_in Data_
