Reverse bit order on VHDL

Question

I\'m having trouble doing something like

b(0 to 7) <= a(7 downto 0)

when I compile it with ghdl, I have an order error. The only way I have

Answer 1

OUT_PUT(7 DOWNTO 0) <= IN_PUT(0 DOWNTO 7)