calculate (and validate) ethernet FCS (crc32) in vhdl

后端 未结 2 1648
鱼传尺愫
鱼传尺愫 2021-01-21 11:15

I\'m using the Spartan 3E Starter Kit and I\'m trying to receive Ethernet frames on it via a 100 MBit link.

For those who don\'t know, the board features a PHY chip, exp

2条回答
  •  孤街浪徒
    2021-01-21 11:56

    The generator you used may not be pre-processing and post-processing the data. If that generator takes a string of zeros and produces a zero crc, then that's the problem. A string of zeros should not produce zero. (What it produces depends on the number of zeros.)

    The processing for the Ethernet crc is to invert the crc, then apply the crc algorithm, then invert the crc again.

提交回复
热议问题