I have a set and test xchg based assembly lock. my question is :
xchg
Do we need to use memory fencing (mfence, sfence or lf
mfence
sfence
lf
xchg instruction has an implicit lock prefix according to Intel manuals.