I would like to have a makefile like this:
cudaLib : # Create shared library with nvcc ocelotLib : # Create shared library for gpuocelot build-cuda
Most versions of make set a variable $(MAKE) that you can use for recursive invocations.
$(MAKE)